Struct RegisterBlock
#[repr(C)]pub struct RegisterBlock {Show 20 fields
pub cr: Reg<CR_SPEC>,
pub isr: Reg<ISR_SPEC>,
pub ifcr: Reg<IFCR_SPEC>,
pub fgmar: Reg<FGMAR_SPEC>,
pub fgor: Reg<FGOR_SPEC>,
pub bgmar: Reg<BGMAR_SPEC>,
pub bgor: Reg<BGOR_SPEC>,
pub fgpfccr: Reg<FGPFCCR_SPEC>,
pub fgcolr: Reg<FGCOLR_SPEC>,
pub bgpfccr: Reg<BGPFCCR_SPEC>,
pub bgcolr: Reg<BGCOLR_SPEC>,
pub fgcmar: Reg<FGCMAR_SPEC>,
pub bgcmar: Reg<BGCMAR_SPEC>,
pub opfccr: Reg<OPFCCR_SPEC>,
pub ocolr: Reg<OCOLR_SPEC>,
pub omar: Reg<OMAR_SPEC>,
pub oor: Reg<OOR_SPEC>,
pub nlr: Reg<NLR_SPEC>,
pub lwr: Reg<LWR_SPEC>,
pub amtcr: Reg<AMTCR_SPEC>,
}Expand description
Register block
Fields§
§cr: Reg<CR_SPEC>0x00 - DMA2D control register
isr: Reg<ISR_SPEC>0x04 - DMA2D Interrupt Status Register
ifcr: Reg<IFCR_SPEC>0x08 - DMA2D interrupt flag clear register
fgmar: Reg<FGMAR_SPEC>0x0c - DMA2D foreground memory address register
fgor: Reg<FGOR_SPEC>0x10 - DMA2D foreground offset register
bgmar: Reg<BGMAR_SPEC>0x14 - DMA2D background memory address register
bgor: Reg<BGOR_SPEC>0x18 - DMA2D background offset register
fgpfccr: Reg<FGPFCCR_SPEC>0x1c - DMA2D foreground PFC control register
fgcolr: Reg<FGCOLR_SPEC>0x20 - DMA2D foreground color register
bgpfccr: Reg<BGPFCCR_SPEC>0x24 - DMA2D background PFC control register
bgcolr: Reg<BGCOLR_SPEC>0x28 - DMA2D background color register
fgcmar: Reg<FGCMAR_SPEC>0x2c - DMA2D foreground CLUT memory address register
bgcmar: Reg<BGCMAR_SPEC>0x30 - DMA2D background CLUT memory address register
opfccr: Reg<OPFCCR_SPEC>0x34 - DMA2D output PFC control register
ocolr: Reg<OCOLR_SPEC>0x38 - DMA2D output color register
omar: Reg<OMAR_SPEC>0x3c - DMA2D output memory address register
oor: Reg<OOR_SPEC>0x40 - DMA2D output offset register
nlr: Reg<NLR_SPEC>0x44 - DMA2D number of line register
lwr: Reg<LWR_SPEC>0x48 - DMA2D line watermark register
amtcr: Reg<AMTCR_SPEC>0x4c - DMA2D AXI master timer configuration register